Hardware Engineer Remote Jobs in North Carolina (US)
This page tracks remote hardware engineer openings that are location-eligible for North Carolina.
This page tracks remote hardware engineer openings that are location-eligible for North Carolina.
Open jobs
105
Hiring companies this week
2
Salary sample
$110,000 - $183,800
Jobs added last hour
0
105 Jobs
71 Companies
Quest Defense is a technology-driven defense company specializing in advanced engineering, systems integration, and mission-critical solutions for U.S. defense
• Support FPGA development, simulation, integration, and test activities for instrumentation and control electronic systems. • Develop, update, and review FPGA design documentation, including design specifications, test specifications, requirements, and traceability documentation. • Perform FPGA design and verification using languages and methodologies such as VHDL, SystemVerilog, and UVM. • Support simulation, debugging, root cause analysis, and resolution of FPGA design or verification issues. • Participate in FPGA design flow activities, including design implementation, simulation, synthesis, timing analysis, integration, and test support. • Support development and execution of informal and formal test campaigns for FPGA and hardware products. • Prepare, develop, and support engineering test fixtures, test tools, simulations, and related hardware/software used in the development of I&C electronic systems. • Provide technical leadership and day-to-day coordination for a team of FPGA, hardware, and test engineers. • Own sprint execution, task coordination, delivery commitments, and schedule visibility for assigned work. • Help translate program requirements and technical objectives into actionable engineering tasks. • Drive accountability, remove roadblocks, and support consistent progress across design, verification, integration, and test activities. • Guide and mentor engineers by providing technical direction, leveraging subject matter experts, and helping the team make sound engineering decisions. • Balance technical risk, program priorities, and resource needs to support on-time, high-quality delivery. • Serve as a day-to-day technical point of contact for program management, customers, and internal stakeholders. • Communicate progress, risks, blockers, and mitigation plans clearly and professionally. • Support technical interchange meetings, sprint reviews, design reviews, test readiness reviews, and milestone reviews. • Coordinate across FPGA, hardware, systems, software, and test organizations to ensure alignment across the full development lifecycle. • Review technical approaches, design decisions, verification plans, and test strategies with the engineering team. • Identify technical risk areas early and support mitigation planning with senior engineers and subject matter experts. • Ensure engineering work follows applicable QDSS processes, customer expectations, and quality standards. • Support integration planning, test readiness, troubleshooting, and issue resolution during key phases of development. • Foster a collaborative, high-performance team environment focused on technical quality, accountability, and continuous improvement.
At Quest Defense Systems and Solutions, we don’t just build technology — we engineer the future. From next-generation aerospace solutions to cutting-edge defense systems, we tackle the toughest, mission-critical challenges that keep people safe and push the boundaries of innovation. This is where problem-solvers, innovators, and visionary thinkers come together to shape the future. With over 25 years of aerospace and defense engineering expertise, our commitment to delivering high-quality, transformative solutions sets us apart — not just as an industry leader, but as a driving force for impactful change. Together, we’re not just leading the industry — we’re revolutionizing it.
Role Description Join the elite team at QDSS, where our engineers are at the forefront of developing cutting-edge Aerospace, Defense, Space, and Medical Device products. Your work will make a real impact, contributing to the core of engineering solutions that drive technological advancements. Quest Defense Systems & Solutions is seeking an FPGA / Hardware Team Lead to support the development of advanced instrumentation and control electronic systems for the nuclear power industry. This role will support FPGA design, verification, simulation, integration, and test activities for complex control system hardware used in a highly regulated, safety-focused environment. This is a technical leadership role for an engineer who can contribute directly to FPGA development and verification while also helping guide execution for a small engineering team. The selected candidate will be involved in: - Design and test specifications - FPGA simulation - Integration support - Development of test hardware and software - Execution of informal and formal test campaigns This role is best suited for someone who enjoys staying technically involved while also taking ownership of team coordination, delivery commitments, and engineering quality. The position may be based in Wilmington, NC, or performed remotely, with approximately 10 to 15% travel during testing, integration, and key design phases. All candidates must be U.S. Citizens or U.S. Permanent Residents. Qualifications - Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field. - 5+ years of experience in FPGA design, FPGA verification, digital hardware development, hardware testing, or related engineering work. - Minimum of 2+ years prior experience leading a small technical team, mentoring engineers, coordinating sprint execution, or managing technical task priorities. - Hands-on experience with FPGA design and verification using VHDL, SystemVerilog, UVM, or similar languages and methodologies. - Working knowledge of FPGA and hardware development lifecycles, including requirements, design, verification, validation, integration, and test documentation. - Ability to troubleshoot FPGA, hardware, or verification issues through simulation, lab integration, debugging, and root cause analysis. - Experience supporting formal or informal test campaigns for hardware, FPGA, or electronic systems. - Ability to provide technical guidance, coordinate engineering tasks, mentor team members, or lead technical workstreams. - Strong communication skills with the ability to work with program leadership, customers, stakeholders, and cross-functional engineering teams. - Experience working in a structured, regulated, safety-critical, mission-critical, or quality-driven engineering environment. - U.S. citizenship or U.S. permanent residency is required. - Ability to travel approximately 10 to 15% during testing, integration, and key design phases as needed. Requirements - Experience in nuclear, energy, aerospace, defense, avionics, industrial controls, or another regulated engineering environment. - Experience with instrumentation and control electronic systems, real-time embedded hardware, safety-critical controls, or complex electronic systems. - Experience with FPGA development and simulation tools such as Quartus, Vivado, ModelSim, Questa, or similar tools. - Familiarity with scripting languages such as Python, Tcl, or similar tools used for automation, simulation, test, or workflow efficiency. - Experience supporting technical reviews, design reviews, test readiness reviews, milestone reviews, or customer-facing technical meetings. - Personnel management experience, including coaching, performance feedback, training plans, or employee development. - Experience in adoption and/or integration of emerging technologies (e.g., generative AI, automation platforms, digital assistants) into day-to-day operations for continuous improvement. Benefits - Competitive pay, comprehensive medical/dental/life and disability coverage, 401(k) with employer match, professional development support, and a flexible, friendly workplace. - Full compensation package is based on candidate experience and certifications. - Pay Ranges: $110,000 — $165,000 USD.
We securely connect everything to make anything possible.
Role Description We are seeking a highly skilled and experienced Senior EDA Tools Support Engineer to join our team. In this role, you will act as the bridge between our hardware design teams and our internal infrastructure. You will be responsible for maintaining, troubleshooting, and optimizing the Electronic Design Automation (EDA) environment to ensure our design engineers can work efficiently and effectively. Your Impact - Technical Support: Provide expert-level support for ECAD tools, specifically focusing on schematic capture and PCB layout workflows, with a broad understanding of EDA tools in general. - Workflow Automation: Develop and maintain scripts (using Python, Perl, or similar languages) to automate design tasks, improve data integrity, and streamline the design-to-manufacturing flow. - Infrastructure Management: Manage and maintain Linux-based EDA environments; provide secondary support for Windows-based design workstations. - License Administration: Manage EDA license servers, monitor usage, and troubleshoot checkout issues to ensure maximum availability for the design team. - Tool Lifecycle Management: Coordinate tool upgrades, patch rollouts, validation, and associated user communication and training. - Documentation & Knowledge Sharing: Create and maintain technical documentation, standard operating procedures (SOPs), internal best practices, support knowledge bases, and user guides for the design community. Qualifications - Bachelor of Science in Electrical Engineering + 6 years of related experience, or Masters in Electrical Engineering + 3 years of related experience or equivalent related work experience. - 5+ years of experience in EDA/CAD support (Level 2/3), and 2+ years of hands-on experience as an end user of ECAD tools like Cadence Allegro, Concept, or similar platforms. - Experience with Linux environments with the ability to troubleshoot system-level issues and automate workflows using scripting languages such as Python, Perl, TCL, Skill or other relevant languages. - Experience using AI tools to assist in creating code and documentation, and assisting with support cases. - Availability to work outside regular business hours and on weekends on an infrequent, as-needed basis. Preferred Qualifications - Experience managing and administering license servers (e.g., FlexLM). - Experience providing technical support in a Windows environment within a professional engineering context. - Familiarity with version control systems (e.g., Git, Perforce) as applied to software and/or configuration settings. - End-to-End Design Lifecycle Knowledge: Demonstrated understanding of the end-to-end hardware product lifecycle, including ECAD design, release, and manufacturing (DFM/NPI) flows. - Effective analytical and problem-solving skills with the ability to communicate complex technical concepts to stakeholders. Benefits - Medical, dental and vision insurance. - 401(k) plan with a Cisco matching contribution. - Paid parental leave. - Short and long-term disability coverage. - Basic life insurance. - 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees. - 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco. - Non-exempt employees receive 16 days of paid vacation time per full calendar year. - Exempt employees participate in Cisco’s flexible vacation time off program. - 80 hours of sick time off provided on hire date and each January 1st thereafter. - Optional 10 paid days per full calendar year to volunteer. - Employees may be eligible to receive grants of Cisco restricted stock units.
We securely connect everything to make anything possible.
• Develop, document, and implement design rules for ultra-high-speed signaling • Analyze substrate signal integrity (SI) and power integrity (PI) • Design, document, and develop ASIC packages for high-volume, high-quality release • Collaborate with system partners, vendors, and design leads • Define the processes, methods, and tools for the design and implementation of complex ASIC/package developments • Lead or participate in chip architecture discussions and the definition, architecture, and design of high-performance ASICs • Mentor and support the signal integrity team and junior engineers • Develop and promote a culture of design reviews, postmortems, and continuous improvement across multi-disciplined engineering teams
Arcarithm is located in beautiful, downtown Huntsville, AL, one of the fastest growing cities in the U.S.! We cultivate and foster an environment of integrity, open communication, work-life balance, and career development. We are excited to continue to change and improve the world through innovation and technology!
Role Description The Anti-Tamper Systems/Hardware Engineer will support the Missile Defense Agency (MDA) Command and Control, Battle Management, and Communications (C2BMC) program by developing, implementing, and maintaining Anti-Tamper (AT), Program Protection (PP), Critical Program Information (CPI), and Defense Exportability strategies. The position supports risk assessments, system protection planning, verification and validation efforts, milestone reviews, and customer engagement activities to ensure protection of critical technologies and program assets. Key Responsibilities - Coordinate with Missile Defense Agency (MDA) Anti-Tamper (AT) and C2BMC leadership regarding updates and changes to the C2BMC system. - Perform Anti-Tamper Risk and Threat Management Assessments and prepare associated reports. - Develop analysis processes and prepare Anti-Tamper plans while providing coordination and input for near-term fielding decisions. - Develop, deliver, and maintain: - C2BMC Anti-Tamper Plan - C2BMC Anti-Tamper Evaluation Plan - C2BMC Key Management Plan - C2BMC Program Protection Plan - Develop, deliver, and maintain: - Critical Program Information (CPI) analyses - Defense Exportability Assessments - Defense Export Strategy documentation - Develop, deliver, and maintain waivers for CPI, Anti-Tamper, and Defense Exportability features. - Identify risk-based technical countermeasures to protect C2BMC Critical Program Information and Critical Components. - Develop recommendations that improve program protection while balancing cost, schedule, and performance objectives. - Assess program Anti-Tamper and Program Protection designs and implementation plans in support of verification and validation efforts. - Support program milestone reviews and fielding decisions. - Verify that Anti-Tamper and Program Protection products meet entrance criteria and receive required approvals. - Brief Anti-Tamper and Program Protection requirements to stakeholders. - Prepare white papers, technical evaluations, and supporting documentation. - Interact with customers to define System Security Engineering (SSE) requirements, solutions, trade studies, implementation approaches, system impacts, costs, and effectiveness. - Support development of plans, cost estimates, task execution strategies, project tracking, reporting, and risk mitigation activities. - Keep senior management informed of major accomplishments, issues, risks, and concerns. Qualifications - Advanced degree with 7+ years of relevant experience; Bachelor's degree with 9+ years of relevant experience; or equivalent combination of education and experience. - Demonstrated ability to apply extensive technical expertise. - Ability to solve complex problems requiring ingenuity, creativity, and independent judgment. - Work is performed with minimal supervision and reviewed primarily for achievement of objectives. - Erroneous decisions could significantly impact organizational objectives. - May serve in project leadership roles and act as primary customer contact on significant technical matters. Preferred Skills - Demonstrated ability to collaborate across multi-site and multi-disciplinary teams. - Ability to translate high-level requirements into an evolving Minimum Viable Product (MVP) leading to fielded solutions. - Excellent written and verbal communication skills. - Ability to clearly communicate technical approaches, recommendations, and findings. - Experience developing and implementing engineering plans. - Proven success working in collaborative team environments. - Demonstrated experience performing duties similar to those described in this position. - Experience designing automation pipelines that support agile development in rapidly changing environments. - Understanding of Anti-Tamper and Defense Exportability requirements and secure hardware/software methodologies. - Ability to work independently in highly dynamic environments. - Self-starter capable of conducting research and documenting results effectively. Travel Requirements - Some travel between Colorado Springs (COS) and Huntsville (HSV) development sites may be required.
• Lead development of controller and display platforms. • Build and mentor a high-performing hardware engineering team. • Ensure successful development of new products from concept through production introduction. • Manage progress, risks, schedules, and deliverables. • Oversee hardware/firmware testing and apply APQP methodologies. • Communicate development status and risk mitigation plans to senior leadership.
Role Description Join our high-impact Systems & Optics (SaO) team within Cisco’s Common Hardware Group (CHG), providing essential support across key verticals including SP Routing, Enterprise Routing, and Switching. Our team is a foundational partner across CHG—driving innovation, advancing design reliability, and enabling scalable hardware solutions that power Cisco’s most critical products. Cisco Hardware Engineers develop and work with Next Generation Technology to build Cisco Hardware products keeping in mind the user experience and in accordance with IEEE standards, and industry best practices. Your Impact: - Help shape next-generation package, board, and system technologies by driving advanced simulation, experimental validation, and cross-functional optimization. - Work closely with Silicon Design, Supply Chain, and Electrical Design teams. - Contribute to reliability, performance, and manufacturability across programs. - Support long-term technology roadmaps and industry leadership. - Develop and apply novel simulation and experimental methods to enable and optimize advanced hardware technologies. - Design and execute DOEs/test vehicles and computational analyses to establish design guidelines and optimize material, geometry, and architecture. - Evaluate tradeoffs across performance, reliability, and manufacturability using modeling and analysis. - Collaborate with academia and industry partners; contribute to standards bodies, conferences, IP development, and peer-reviewed publications. Qualifications - MS or PhD in Mechanical Engineering, Civil Engineering, Solid Mechanics, or Materials Science. - 5+ years of experience in numerical analysis (e.g., FEA, CFD, coupled field analysis) and advanced packaging technology development. - Strong background in mechanical design, reliability, and simulation of complex packaging structures. - Deep understanding of component- and board-level failure modes (e.g., warpage, CTE mismatch, delamination, fatigue). - Proficiency in advanced simulation tools such as ANSYS Mechanical, Multiphysics, and Flotherm. - Demonstrated expertise in reliability testing, lifetime prediction methodologies, and characterization of real-world use conditions. Requirements - Experience with Systems Integration, 2.5D/3D advanced packaging, heterogeneous integration, and emerging microelectronics technologies. - Knowledge of JEDEC or IPC standards related to reliability and thermal/mechanical testing. - Strong cross-functional collaboration skills with experience working closely with design, manufacturing, and research teams. Benefits - Medical, dental and vision insurance. - 401(k) plan with a Cisco matching contribution. - Paid parental leave. - Short and long-term disability coverage. - Basic life insurance. - 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees. - 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness. - 16 days of paid vacation time per full calendar year for non-exempt employees. - Flexible vacation time off program for exempt employees. - 80 hours of sick time off provided on hire date and each January 1st thereafter. - Optional 10 paid days per full calendar year to volunteer. - Eligibility for annual bonuses for non-sales roles. - Performance-based incentive pay for sales roles.
• Responsible for Synthesis, floorplanning, place & route, timing constraints, UPF and LEC • Partner with IP, Front-End logic design and Architecture teams for optimization • Lead design closure ensuring 100% verification compliance for GDSII handoff and tapeout • Architect data-driven EDA flows and methodologies with automated enhancements
• Break down system and product requirements into a firmware design and implement it for the ARC product lines • Work with the product team to define and characterize performance metrics for sensor components • Iteratively improve user-experience concerns around accuracy, stability, and calibration of MEMS sensors • Support firmware development and optimization efforts for processing efficiency, code size, and power requirements • Provide input, feedback, and data-backed results to management and leadership on various firmware features, functions, and power utilization • Work with the ARC team to plan firmware work in Agile development cycles • Identify, develop, and execute automated and manual testing procedures with ARC QA functions including hands on support for debugging and resolving identified issues
• Design, implement, and verify hardware design tools, flows, and methodologies for advanced technology nodes • Develop unique hardware designs and integrate components into hierarchical systems for end-to-end EDA tool testing • Analyze and optimize methodologies for improved power, performance, area, and efficiency in hardware development • Build platforms, databases, scripts, and tool flows to enhance design automation capabilities • Test and analyze engineering design automation tools to ensure reliability, functionality, and quality • Develop and refine tools to support digital design, verification, structural and physical layout, full-chip integration, power optimization, clocking, and timing methodologies • Work collaboratively with EDA vendors to define, test, and adopt next-generation design tools
95more opportunities are still waiting for you.Log in now and take your next shot before someone else does.
Python, AI, Perl, Cisco, Linux, Microsoft Windows