Principal Digital ASIC Design Engineer
Location
United States
Posted
102 days ago
Salary
$190K - $285K / year
Seniority
Lead
Job Description
Principal Digital ASIC Design Engineer
K2 Space
K2 is building the largest and highest-power satellites ever flown, unlocking performance levels previously out of reach across every orbit. Backed by $450M from leading investors including Altimeter Capital, Redpoint Ventures, T. Rowe Price, Lightspeed Venture Partners, Alpine Space Ventures, and others – with an additional $500M in signed contracts across commercial and US government customers – we’re mass-producing the highest-power satellite platforms ever built for missions from LEO to deep space. The rise of heavy-lift launch vehicles is shifting the industry from an era of mass constraint to one of mass abundance, and we believe this new era demands a fundamentally different class of spacecraft. Engineered to survive the harshest radiation environments and to fully capitalize on today’s and tomorrow’s massive rockets, K2 satellites deliver unmatched capability at constellation scale and across multiple orbits. With multiple launches planned through 2026 and 2027, we're Building Bigger to develop the solar system and become a Kardashev Type II (K2) civilization. If you are a motivated individual who thrives in a fast-paced environment and you're excited about contributing to the success of a groundbreaking Series C space startup, we’d love for you to apply. The Role We are seeking a highly skilled Principal Digital ASIC Design Engineer to lead the design and implementation of digital subsystems for advanced wireless SoCs. You will be part of a collaborative design team developing state-of-the-art mixed-signal SoCs to be hosted on some of the largest, most powerful, rapidly designed and rapidly manufactured satellites ever deployed in space. In your first 6 months, you will architect, develop, and implement new SoC sub-systems for satellite communications and beyond. In your first two years, you will have flown your sub-system in space and developed cutting-edge mixed-signal SoCs. Responsibilities - Own the architecture, microarchitecture, RTL implementation, and integration of key digital blocks in wireless SoCs. - Collaborate with system architects to translate high-level DSP algorithms into efficient hardware implementations. - Drive end-to-end development of DSP systems (e.g., filters, beamformers, FFT/IFFT engines). - Convert chip specifications into RTL using internal IPs and external IPs. - Design and develop RTL for interfaces, power management, clocking, reset, test & debug. - Partner with analog/mixed-signal teams to define digital-analog interfaces, calibration engines, and control logic. - Optimize designs for power, performance, and area (PPA) and support timing closure through synthesis and backend collaboration. - Lead or contribute to verification planning and validation of complex digital subsystems. - Participate in chip bring-up and lab validation of complex digital subsystems. - Support your product through production and spaceflight. - Act as a technical leader and subject-matter expert, helping to teach, grow, and mentor others in the team. Qualifications - B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field. - 10+ years of relevant industry experience in digital ASIC design, with significant ownership of complex subsystems. - Proficiency in RTL design (SystemVerilog or Verilog), synthesis, and linting tools. - Experience in micro-architecture definition from architecture guideline and model analysis. - Experience in closing full-chip and subsystem timing working with synthesis and static analysis teams. - Experience with DFT tools for scan and BIST insertion. - Solid understanding of SoC design flows including clock/power domain crossing, timing constraints, and formal verification. - Experience developing and integrating DSP blocks for wireless communication (e.g. OFDM, MIMO, channel estimation, DFE, etc.). - Strong experience with EDA tools for design, synthesis, static timing analysis, and power analysis (e.g. Synopsys, Cadence, Siemens tools). - Strong debugging, problem-solving, and communication skills. Nice to Have - Prior experience in wireless SoC development (e.g. cellular, Wi-Fi, satellite, or mmWave systems) and successful tapeouts in advanced design nodes. - Design experience in datapath, flow control, arbitration, FIFO, DMA, IOMMU, SoC bus architecture, ARM’s AXI/AHB bus architecture & protocols, serial interfaces such as SPI, I3C, UART. - Familiarity with DSP algorithm modeling (MATLAB, Python, or C++) and converting models into RTL. - Experience working with FEC, baseband PHYs, or digital beamforming architectures. - Knowledge of digital calibration and control of RF/mixed-signal front ends. - Exposure to hardware-software co-design and embedded process integration. - Experience working in cross-functional, geographically distributed teams. Compensation and Benefits: - Base salary range for this role is $190,000 – $285,000 + equity in the company - Salary will be based on several factors including, but not limited to: knowledge and skills, education, and experience level - Comprehensive benefits package including paid time off, medical/dental/vision/ coverage, life insurance, paid parental leave, and many other perks If you don’t meet 100% of the preferred skills and experience, we encourage you to still apply! Building a spacecraft unlike any other requires a team unlike any other and non-traditional career twists and turns are encouraged! If you need a reasonable accommodation as part of your application for employment or interviews with us, please let us know. Export Compliance As defined in the ITAR, “U.S. Persons” include U.S. citizens, lawful permanent residents (i.e., Green Card holders), and certain protected individuals (e.g., refugees/asylees, American Samoans). Please consult with a knowledgeable advisor if you are unsure whether you are a “U.S. Person.” The person hired for this role will have access to information and items controlled by U.S. export control regulations, including the export control regulations outlined in the International Traffic in Arms Regulation (ITAR). The person hired for this role must therefore either be a “U.S. person” as defined by 22 C.F.R. § 120.15 or otherwise eligible for a federally issued export control license. Equal Opportunity K2 Space is an Equal Opportunity Employer; employment with K2 Space is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.
Related Guides
Related Categories
Related Job Pages
More Hardware Engineer Jobs
Position: FPGA Design Engineer Job Description: Location: Mountain View, CA (Remote) What will you do: - Strong expertise on Arteris/ NOC Design Toolset - At-least 5+ years of experience in Verilog Design - AMBA AXI bus along-with ARM or C based processor - Ensure customer satisfaction. - Reporting to customers on daily or weekly progress effectively What we are looking for: - Strong expertise along-with complex SoC/IP debug is must - At-least 5+ years of experience in System Verilog HVL and C/C++. - AMBA AXI bus along-with ARM or C based processor - Bi-frost/Processor based C and SV/UVM mix Verification. - Experience in complete verification cycle which includes development of test plan, - BFM/Driver/Monitor/Scoreboard component development and integration in test bench, - stress/corner testing, failure debug, gate level simulations, assertions, and coverage closure. - Make/Perl/Python What’s In It for You: At Arrow, we recognize that financial rewards and great benefits are important aspects of an ideal job. That’s why we offer competitive financial compensation, including various compensation plans and a solid benefits package. • Medical, Dental, Vision Insurance • 401k, With Matching Contributions • Short-Term/Long-Term Disability Insurance • Health Savings Account (HSA)/Health Reimbursement Account (HRA) Options • Paid Time Off (including sick, holiday, vacation, etc.) • Tuition Reimbursement • Growth Opportunities • And more! About eInfochips: eInfochips, an Arrow company (Fortune #154), is a leading global provider of product engineering and semiconductor design services. A rich history of over two decades, with over 500+ products developed and 40M deployments in 140 countries, eInfochips continues to fuel technological innovations in multiple verticals. eInfochips has strategic technology partnerships with Qualcomm, NVIDIA, NXP, Analog Devices, Texas Instruments, Amazon, Microsoft and Google to name a few. Along with Arrow’s $38B in revenues, 22,000 employees, and 345 locations serving over 80 countries, eInfochips is primed to accelerate connected products innovation for 150,000+ global clients. eInfochips acts as a catalyst to Arrow’s Sensor-to-Sunset initiative and offers complete edgeto-cloud capabilities for its clients. Please visit www.einfochips.com for our portfolio of product engineering services across various industries s verticals. EEO Statement: Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy) Annual Hiring Range/Hourly Rate: $95,900.00 - $203,500.00 Actual compensation offer to candidate may vary from posted hiring range based upon geographic location, work experience, education, and/or skill level. The pay ratio between base pay and target incentive (if applicable) will be finalized at offer. Location: US-CA-San Jose, California (eInfochips) Remote work employees may be required to be present at the closest designated Arrow office for work-related purposes, at the Company’s request and sole discretion. Time Type: Full time Job Category: Engineering Services EEO Statement: Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy) We anticipate this requisition will be open for a minimum of five days, though it may be open for a longer period of time. We encourage your prompt application. In any materials you submit, you may redact or remove age-identifying information such as age, date of birth, or dates of school attendance or graduation. You will not be penalized for redacting or removing this information.
Position: FPGA Design Engineer Job Description: Location: Mountain View, CA (Remote) What will you do: - Strong expertise on Arteris/ NOC Design Toolset - At-least 5+ years of experience in Verilog Design - AMBA AXI bus along-with ARM or C based processor - Ensure customer satisfaction. - Reporting to customers on daily or weekly progress effectively What we are looking for: - Strong expertise along-with complex SoC/IP debug is must - At-least 5+ years of experience in System Verilog HVL and C/C++. - AMBA AXI bus along-with ARM or C based processor - Bi-frost/Processor based C and SV/UVM mix Verification. - Experience in complete verification cycle which includes development of test plan, - BFM/Driver/Monitor/Scoreboard component development and integration in test bench, - stress/corner testing, failure debug, gate level simulations, assertions, and coverage closure. - Make/Perl/Python What’s In It for You: At Arrow, we recognize that financial rewards and great benefits are important aspects of an ideal job. That’s why we offer competitive financial compensation, including various compensation plans and a solid benefits package. • Medical, Dental, Vision Insurance • 401k, With Matching Contributions • Short-Term/Long-Term Disability Insurance • Health Savings Account (HSA)/Health Reimbursement Account (HRA) Options • Paid Time Off (including sick, holiday, vacation, etc.) • Tuition Reimbursement • Growth Opportunities • And more! About eInfochips: eInfochips, an Arrow company (Fortune #154), is a leading global provider of product engineering and semiconductor design services. A rich history of over two decades, with over 500+ products developed and 40M deployments in 140 countries, eInfochips continues to fuel technological innovations in multiple verticals. eInfochips has strategic technology partnerships with Qualcomm, NVIDIA, NXP, Analog Devices, Texas Instruments, Amazon, Microsoft and Google to name a few. Along with Arrow’s $38B in revenues, 22,000 employees, and 345 locations serving over 80 countries, eInfochips is primed to accelerate connected products innovation for 150,000+ global clients. eInfochips acts as a catalyst to Arrow’s Sensor-to-Sunset initiative and offers complete edgeto-cloud capabilities for its clients. Please visit www.einfochips.com for our portfolio of product engineering services across various industries s verticals. EEO Statement: Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy) Annual Hiring Range/Hourly Rate: $95,900.00 - $203,500.00 Actual compensation offer to candidate may vary from posted hiring range based upon geographic location, work experience, education, and/or skill level. The pay ratio between base pay and target incentive (if applicable) will be finalized at offer. Location: US-CA-San Jose, California (eInfochips) Remote work employees may be required to be present at the closest designated Arrow office for work-related purposes, at the Company’s request and sole discretion. Time Type: Full time Job Category: Engineering Services EEO Statement: Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy) We anticipate this requisition will be open for a minimum of five days, though it may be open for a longer period of time. We encourage your prompt application. In any materials you submit, you may redact or remove age-identifying information such as age, date of birth, or dates of school attendance or graduation. You will not be penalized for redacting or removing this information.
Senior Emulation Engineer
ProdaptProdapt is the largest specialized player in the Connectedness industry. As an AI-first strategic technology partner, Prodapt provides consulting, business reengineering, and managed services for the largest telecom and tech enterprises building networks and digital experiences of tomorrow. A ServiceNow-invested company. Recognized by Gartner as a Large, Telecom-Native, Regional IT Service Provider. Connecting 1.1 billion people and 5.4 billion devices across the globe. Clients include Google, Amazon, PayPal, SoftBank, ServiceNow, Ciena, Verizon, Vodafone, and many more. A “Great Place To Work® Certified™” company. Employs over 6,000 technology and domain experts across the Americas, Europe, India, Africa, & Japan. Part of the 130-year-old business conglomerate The Jhaver Group, which employs over 32,000 people across 80+ locations globally.
This description is a summary of our understanding of the job description. Click on 'Apply' button to find out more. Role Description Prodapt is looking for a Senior Emulation Engineer with recent experience working HAPS emulators. - Collaborate with cross-functional teams to ensure integration of hardware and software components meets design specifications and requirements. - Develop and maintain test scripts to automate testing procedures for efficiency and accuracy. - Conduct performance analysis and optimization of the DUT to enhance functionality and reduce latency. - Provide technical support and guidance to junior engineers and interns in the team. - Participate in design reviews and provide feedback on hardware and software architecture to improve overall system design. Qualifications - 8+ years of HAPS/Protocompiler Experience - Strong knowledge of ProtoCompiler and using debug - Strong knowledge of Vivado - Debug to be used to help software teams debug Firmware and OS issues in the DUT. - Hardware and software knowledge of CPU interactivity with Memories and GPIO - Protocol knowledge of PCIe Gen6 with CXL and Ethernet - Must be Proficient in HAPS - Bachelors Degree required Requirements - Work can be done remote as the setup will be stable and remotely accessible
L3 Hardware Support Lead
NebiusNebius is a European AI infrastructure company based in Amsterdam, North Holland, the Netherlands, specializing in full-stack AI solutions. The company offers large-scale GPU clust
This description is a summary of our understanding of the job description. Click on 'Apply' button to find out more. Role Description We are looking for a Lead Hardware Support Engineer to build and lead a production-grade L3 hardware support and escalation function for large-scale, GPU-dense datacenter infrastructure. This role owns high-severity incident response, complex hardware and firmware investigations, and enterprise customer escalations under contractual SLAs. - Building and leading the L3 and escalation support function for datacenter server infrastructure across multiple regions - Acting as Incident Commander for high-severity production incidents, driving structured mitigation and communication - Owning incident response, problem management, and cross-team escalation workflows end-to-end - Supporting enterprise bare metal customers under contractual SLAs, including executive-level stakeholder communication - Driving root cause analysis for hardware, firmware, and platform-level failures with clear corrective actions - Managing vendor escalations with ODMs and OEMs through formal support channels and direct engagement - Partnering with datacenter operations, hardware engineering, and infrastructure teams to improve reliability at fleet scale - Establishing KPIs, escalation standards, and operational playbooks for production hardware support - Hiring, coaching, and scaling a high-performing support engineering team - Ensuring continuous improvement of response times, incident quality, and customer experience Qualifications - Experience building or leading an L3 and escalation support function for datacenter server infrastructure in distributed, multi-region environments - Experience supporting enterprise bare metal customers under contractual SLAs - Strong incident management leadership experience, including serving as Incident Commander - Proven ability to build and formalize incident response, problem management, and cross-team escalation processes from scratch - People management experience, including hiring, coaching, and performance management - Strong English communication skills, written and verbal Requirements - Deep troubleshooting capability across Linux, server hardware, and firmware (BIOS/BMC), with ability to guide investigations at a systems engineer level - Strong familiarity with GPU server platforms and common diagnostics (for example: nvidia-smi, dcgmi, Linux log correlation) - Experience driving ODM and OEM vendor escalations through support portals and direct channels - Scripting skills (bash and basic Python) for troubleshooting and lightweight analytics - Exposure to OCP-based hardware platforms Benefits - Health insurance - 401(k) plan - Paid time off - Sick leave Compensation We offer competitive salaries, ranging from $125k–$180k base + quarterly performance bonuses. What we offer - Competitive salary and comprehensive benefits package - Opportunities for professional growth within Nebius - Flexible working arrangements - A dynamic and collaborative work environment that values initiative and innovation
