Job Closed
This listing is no longer active.
Cincinnatus is an enterprise staffing company that partners with leading technology companies to source and employ highly skilled professionals for full-time and long-term contingent roles. Cincinnatus serves as the employer of record for these engagements, providing W-2 employment, payroll, benefits, and compliance, while placing employees directly within client teams to work on high-impact initiatives. Roles hired through Cincinnatus are not project-based or freelance engagements. They are structured, role-based positions that typically involve full-time or fixed-term commitments, close collaboration with a client's internal teams, and integration into standard enterprise workflows. Cincinnatus is a legal entity separate from Mercor. While opportunities may be discovered through Mercor's platform, employment, onboarding, payroll, and benefits for these roles are administered by Cincinnatus. Equal Employment Opportunity Cincinnatus is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or any other legally protected characteristic. Cincinnatus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans throughout the job application process.
ASIC Power Engineer
Location
United States
Posted
79 days ago
Salary
$100 - $135 / hour
Seniority
Mid Level
Job Description
ASIC Power Engineer
Mercor
Role Description - Perform PPA optimization with Fusion compiler to enhance ASIC efficiency. - Conduct RTL and netlist level power analysis to improve power management. - Execute post-processing and scripting on report log files for format conversion and data analysis. - Setup, run, debug, and analyze reports of ASIC flows including Synthesis, PD, Power, and Timing. - Implement blocks at RTL and UPF to optimize design processes. - Document and communicate findings clearly to enhance team understanding. Qualifications - Must-Have: - 10+ years of experience as an ASIC Power Engineer or CAD/Physical Design Engineer. - Experience with power estimation tools and synthesis, including some physical design. - Knowledge of power trade-offs in design and back end implementation. - Hands-on experience in scripting and data analysis. - Bachelor's degree in Electrical Engineering/Computer Science or equivalent experience. - Preferred: - Experience with Synopsys (DC, ICC, PTPX/PrimePower, VCS, Verdi) and/or Cadence (Joules). - Python, Perl (or similar) scripting and data-post-processing tools. - Excel (or Matlab) for model fitting, data visualization, and analysis. - Experience in low power design, tools, and methodologies including power intent UPF specifications. - Silicon Power Characterization. - Some power profiling experience at IP/SoC level. Company Description Mercor connects elite creative and technical talent with leading AI research labs. Headquartered in San Francisco, our investors include Benchmark, General Catalyst, Peter Thiel, Adam D'Angelo, Larry Summers, and Jack Dorsey.
Job Requirements
- Must-Have:
- 10+ years of experience as an ASIC Power Engineer or CAD/Physical Design Engineer.
- Experience with power estimation tools and synthesis, including some physical design.
- Knowledge of power trade-offs in design and back end implementation.
- Hands-on experience in scripting and data analysis.
- Bachelor's degree in Electrical Engineering/Computer Science or equivalent experience.
- Preferred:
- Experience with Synopsys (DC, ICC, PTPX/PrimePower, VCS, Verdi) and/or Cadence (Joules).
- Python, Perl (or similar) scripting and data-post-processing tools.
- Excel (or Matlab) for model fitting, data visualization, and analysis.
- Experience in low power design, tools, and methodologies including power intent UPF specifications.
- Silicon Power Characterization.
- Some power profiling experience at IP/SoC level.
Related Guides
Related Categories
Related Job Pages
More Hardware Engineer Jobs
Supplier Quality Engineer II - External Operations Acquisition
Boston ScientificBoston Scientific designs, produces, and markets medical devices. As an employer, Boston Scientific fosters a team-based environment that values collaborative e
Title: Supplier Quality Engineer II - External Operations Acquisition Location: Marlborough, MA, US, 01752 Department: Quality Assurance, Reliability Job Description: Recruiter: Spencer Gregory Hale Supplier Quality Engineer II – External Operations Acquisition About the role: The Sourced Finished Medical Device (SFMD) organization at Boston Scientific is a global, passionate team that oversees a diverse network of suppliers which manufacture finished devices for BSC distribution. The Supplier Quality Engineer II will demonstrate a primary commitment to patient safety and collaborate with cross-functional internal/external resources to continually improve our supplier’s manufacturing processes. In this role, you will support SFMD products associated with the Axonics acquisition associated with the Urology division. Your responsibilities include: Sustaining Engineering: - Evaluates and communicates quality issues to suppliers and applies sound, systematic problem-solving methodologies in identifying, prioritizing, and resolving quality issues. Reviews and approves supplier corrective action plans and verification of effectiveness documentation. - Proactively assesses supplier capabilities through direct on-site visits and technical discussions. Coordinates the evaluation of proposed changes at suppliers. - Plans and leads supplier audits to assess compliance with regulatory standards and Boston Scientific requirements, including audit scheduling investigation, and evaluation of audit observation and findings, reporting, follow-up, and confirmation of follow-up actions. - Manages sustaining quality issues, process change impacts, and design change implementations for suppliers within the Acquired Entity Quality system, the hybridized BSC-Acquired Entity Quality System, and in the BSC Quality System after products are successfully integrated. - Investigates and solves non-conformances due to incoming inspection at BSC Distribution Centers. - Supports Design Quality Assurance with Field Action and Product Inquiry Reports by performing investigations on supplier-related or supplier-caused quality issues. - Investigates complaints and manages NCEPs at OEM suppliers and CM suppliers where the issue is manufacturing-related. - Supports Supplier Change Impact Assessments for process changes at suppliers. - Supports and performs Finished Good Documentation changes in support of ongoing design changes or labeling updates. - Supports projects and contributes to consistently hitting project milestones. Collaborates on developing crisp and clear project plans and strong contingency plans as part of project planning process. New Product Development: - Execute SFMD Plan deliverables for integration of acquired company’s suppliers and products into BSC’s Quality System. - Support the execution of SFMD quality deliverables and collaborate with cross-functional new product development teams to onboard finished medical device suppliers. - Generate and review quality plans, agreements, product specifications, component qualifications, design verification/validations, and process validations. Quality System Champion: - Collaborates with corporate and regional supplier quality organizations on policy, procedure, and guideline development. Includes generation, review, and implementation of these documents. - Identifies and advises management on potential improvements to quality systems and processes in the company. - Champions 100% compliance to company policies and SOP’s. What we’re looking for in you: Minimal Qualifications: - BS degree in engineering or technical field with minimum of 2 years of relevant experience. - Experience in medical device, automotive, aeronautical, semiconductor, or other regulated industry. - Project management: ability to influence cross functional global teams spanning Quality, Operations, R&D, and Sourcing. - Experience in process validation, design controls, risk management, CAPA, SCAR. - Organized and self-driven. - Articulate communicator; adept at packaging and appropriately scaling information to the intended audience. - Ability to rapidly learn and use new software applications (e.g., PLM, ERP). - Domestic and international travel up to 25%. Preferred Qualifications: - 3+ years of medical device engineering experience preferred. - Medical Device Industry experience - Problem Solving and Project Management experience - Leadership experience on a materials or service commodity team. - Lead auditor of quality systems experience (ISO 13485 or similar). - ASQ certification (CQE, CBA, SSGB, SSBB) desired. Requisition ID: 626022 Minimum Salary: $ 75100 Maximum Salary: $ 142600 The anticipated compensation listed above and the value of core and optional employee benefits offered by Boston Scientific (BSC) – see www.bscbenefitsconnect.com—will vary based on actual location of the position and other pertinent factors considered in determining actual compensation for the role. Compensation will be commensurate with demonstrable level of experience and training, pertinent education including licensure and certifications, among other relevant business or organizational needs. At BSC, it is not typical for an individual to be hired near the bottom or top of the anticipated salary range listed above. Compensation for non-exempt (hourly), non-sales roles may also include variable compensation from time to time (e.g., any overtime and shift differential) and annual bonus target (subject to plan eligibility and other requirements). Compensation for exempt, non-sales roles may also include variable compensation, i.e., annual bonus target and long-term incentives (subject to plan eligibility and other requirements). For MA positions: It is unlawful to require or administer a lie detector test for employment. Violators are subject to criminal penalties and civil liability. Boston Scientific Corporation has been and will continue to be an equal opportunity employer. To ensure full implementation of its equal employment policy, the Company will continue to take steps to assure that recruitment, hiring, assignment, promotion, compensation, and all other personnel decisions are made and administered without regard to race, religion, color, national origin, citizenship, sex, sexual orientation, gender identity, gender expression, veteran status, age, mental or physical disability, genetic information or any other protected class. Among other requirements, Boston Scientific maintains specific prohibited substance test requirements for safety-sensitive positions. This role is deemed safety-sensitive and, as such, candidates will be subject to a prohibited substance test as a requirement. The goal of the prohibited substance testing is to increase workplace safety in compliance with the applicable law.
EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems. Principal DFT Engineer Job Description: Developing silicon for AI Computing isn't just about speed; it’s about balancing high-performance data processing with extreme power efficiency and reliability in remote environments. As a Principal DFT(Design for Test) Engineer, you will lead our testing strategy, ensuring the manufacturing quality, reliability, and test efficiency of complex, high-performance AI accelerators. Key Responsibilities: Architectural Leadership: Define and implement the end-to-end DFT architecture for complex SoCs, including Hierarchical DFT, Scan compression, Boundary Scan and MBIST. Edge-Specific Reliability: Develop strategies for In-System Test (IST) and power-on self-test (POST) to ensure chip health in remote edge data centers. Implementation & Flow: Oversee scan insertion, ATPG (Stuck-at, Transition, Path Delay), and Memory/Logic BIST. Cross-Functional Synergy: Collaborate with Design, Physical Design, and Yield teams to ensure high test coverage while minimizing area overhead and power impact as well as timing analysis. Post-Silicon Validation: Lead the bring-up and debug phase on ATE (Automated Test Equipment) to root-cause silicon failures and optimize test time. Technical Requirements: Experience: 10+ years in DFT, with at least 2 years in a leadership or principal role. Tools: Mastery of industry-standard tools (e.g., Synopsys TestMAX, Siemens/Mentor Tessent, or Cadence Genus/Modus). Memory & Logic Test: Deep expertise in MBIST (Memory Built-In Self-Test) with repair capabilities, SCAN, IJTAG (IEEE 1687) and boundary scan (IEEE 1149.1/6). Advanced Nodes: Proven track record with FinFET nodes (7nm, 5nm, or below). Low Power: Experience managing DFT in multi-voltage/power-gated designs—crucial for edge efficiency. The salary range for this position is $180,000 to $220,000 per year. Actual compensation offered will be determined based by factors as job-related knowledge, skills and experience.
Senior SoC Design Verification Engineer
Chelsea Search GroupTo Apply: Please email your resume to: cfleck@chelsearecruiters.com Craig Fleck Vice President Chelsea Search Group 1777 Laurelwood Way Oceanside, CA 92056 858-829-7747 cfleck@chelsearecruiters.com www.chelsearecruiters.com
Role Description - Develop test plans, writing testbenches and tests, and debugging any bugs found with the RTL team - Develop and execute verification plans for digital designs using SystemVerilog and UVM - Create and maintain testbenches, test cases, and test vectors - Contribute to the development of novel methodologies and verification techniques - Lead technical projects and mentorship of junior team members - Run simulations to verify design against specifications. Analyze results, identify issues, and debug designs - Implement coverage tracking and metrics - Document plans, environments, test cases, and all results for a comprehensive record of all verification strategies Qualifications - BSEE/MSEE with 15+ years of hands-on experience in SoC verification using UVM - Experience in Gate Level Simulation (GLS) setup and process corner failure analysis - Experience using Cadence verification tools such as Xcelium, SimVision, and JasperGold - Experience writing and debugging RTL using SystemVerilog - Programming experience using C, C++, and/or Python/Perl - Familiarity with digital design concepts and ASIC development flow Requirements - Experience verifying RISC-V based systems - Experience with emulation or FPGA prototyping - Experience with formal verification methodologies - Familiarity with the Chisel hardware description language - Experience verifying high-speed interfaces such as PCIe and DDR - Experience with version control systems (e.g., Git) and Continuous Integration/Continuous Deployment (CI/CD) pipelines Benefits - Competitive salary scaled based on experience - Bonus - Stock - Employer paid health care - Employer contribution to health savings account - Flexible time off - Flexible work location with remote options - 401K employer match
Role Description Own and be responsible for pre-tape out quality for digital SOC modules on the MCU. - Explore architecture and develop micro-architecture. - RTL development for IPs and SOCs using Verilog. - 3rd party IP identification, selection, and integration. - Collaboration with verification and FPGA teams in test plan development and debug. - Collaborate with the Physical Design team to close the design on timing and power targets. - Assist in silicon bring-up and validation. - Run tool for quality checks (LINT, CDC, and RDC) and fix/waive the issues. Qualifications - Bachelor’s degree in Electronics Engineering, Electrical Engineering, Instrumentation & Control Engineering, or a related field, plus 20 years of experience. - Possess deep and broad knowledge of current and emerging SOC design technologies. - Have expert knowledge in designing, implementing, and troubleshooting IPs and SOC. - Demonstrate a deep understanding of customer needs and the competitive landscape. - Ability to estimate the impact of and help plan and lead the implementations and have a positive impact on the entire output. - Can architect and guide programs across the full range of technical areas. Requirements - We're seeking passionate technologists who thrive on pushing the boundaries, solving complex challenges, and driving transformative solutions. - At Ambiq, you'll collaborate with a dynamic team that values relentless innovation, customer-centric thinking, and continuous learning. - If you're a self-motivated, creative problem-solver eager to push technological limits and make a meaningful impact in energy efficiency, this is your opportunity to grow, excel, and turn groundbreaking ideas into reality. Benefits - Innovate: We tenaciously find ways to break down the barriers to possible solutions. - Collaborate: We proactively communicate and encourage each other to be better. - Focus: We keep the voice of the customer at the center of everything we do. - Learn: We strive for continuous improvement and are always curious. - Achieve: We execute on quality and follow through on our commitments.
