Senior ASIC Design Verification Engineer

Hardware EngineerHardware EngineerOtherRemoteTeam 51-200

Location

United States

Posted

90 days ago

Salary

$170K - $250K / year

Job Description

Senior ASIC Design Verification Engineer

K2 Space

K2 is building the largest and highest-power satellites ever flown, unlocking performance levels previously out of reach across every orbit. Backed by $450M from leading investors including Altimeter Capital, Redpoint Ventures, T. Rowe Price, Lightspeed Venture Partners, Alpine Space Ventures, and others – with an additional $500M in signed contracts across commercial and US government customers – we’re mass-producing the highest-power satellite platforms ever built for missions from LEO to deep space. The rise of heavy-lift launch vehicles is shifting the industry from an era of mass constraint to one of mass abundance, and we believe this new era demands a fundamentally different class of spacecraft. Engineered to survive the harshest radiation environments and to fully capitalize on today’s and tomorrow’s massive rockets, K2 satellites deliver unmatched capability at constellation scale and across multiple orbits. With multiple launches planned through 2026 and 2027, we're Building Bigger to develop the solar system and become a Kardashev Type II (K2) civilization. If you are a motivated individual who thrives in a fast-paced environment and you're excited about contributing to the success of a groundbreaking Series C space startup, we’d love for you to apply. The Role We are seeking a Senior ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on role with high ownership, deep technical engagement, and the opportunity to shape first-generation silicon. Responsibilities - Develop and execute verification plans for block-level, subsystem-level, and full-chip environments. Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models. - Write SystemVerilog Assertions (SVA) and integrate formal verification where appropriate. - Drive constrained-random and directed testing strategies to validate functionality, corner cases, and stress scenarios. - Run simulations, triage failures, drive root-cause analysis, and collaborate with RTL designers to resolve issues. - Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign-off. - Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations. - Participate in design reviews, microarchitecture discussions, and influence design-for-verification (DFV) best practices. - Work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers to ensure end-to-end coverage and test. - Support silicon bring-up and post-silicon validation through test reuse, diagnostics, and debug analysis. - Participate in ASIC team interviews. - Contribute to advancement of DV methodologies and improvements. - Engage external IP providers and verification partners when needed. Required Qualifications - B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field. - 5+ years of experience in ASIC/SoC verification. - Solid understanding of SystemVerilog, digital logic, RTL design, and hardware verification flows. - Proficiency with a simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision), coverage tool, and scripting languages (ex: Python, Perl, TCL). - Experience with testplanning, UVM-based testbench development, constrained-random testing, functional coverage, and SystemVerilog assertions. - Experience with regression management, coverage analysis, revision control (Git), and CI/CD automation. - Understanding of several industry-standard interfaces (ex: APB/AHB/AXI). - Familiarity with embedded processor-based designs and firmware/bare metal coding (ex: C, C++). Preferred Qualifications - Experience with developing and integrating reference models. - Understanding of low power verification. - Familiarity with gate-level simulation and analog behavioral models. - Involvement in post-silicon validation planning and execution. - Experience working in cross-functional, geographically distributed teams. - Experience in space, telecom, or RF/digital mixed systems is a plus. Compensation and Benefits: - Base salary range for this role is $170,000 – $250,000 + equity in the company - Salary will be based on several factors including, but not limited to: knowledge and skills, education, and experience level - Comprehensive benefits package including paid time off, medical/dental/vision/ coverage, life insurance, paid parental leave, and many other perks If you don’t meet 100% of the preferred skills and experience, we encourage you to still apply! Building a spacecraft unlike any other requires a team unlike any other and non-traditional career twists and turns are encouraged! If you need a reasonable accommodation as part of your application for employment or interviews with us, please let us know. Export Compliance As defined in the ITAR, “U.S. Persons” include U.S. citizens, lawful permanent residents (i.e., Green Card holders), and certain protected individuals (e.g., refugees/asylees, American Samoans). Please consult with a knowledgeable advisor if you are unsure whether you are a “U.S. Person.” The person hired for this role will have access to information and items controlled by U.S. export control regulations, including the export control regulations outlined in the International Traffic in Arms Regulation (ITAR). The person hired for this role must therefore either be a “U.S. person” as defined by 22 C.F.R. § 120.15 or otherwise eligible for a federally issued export control license. Equal Opportunity K2 Space is an Equal Opportunity Employer; employment with K2 Space is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

Related Categories

Related Job Pages

More Hardware Engineer Jobs

TSC logo

Avionics Technician IV

TSC

Providing engineering services through Systems Engineering, Mission Support, and RF Sensors & Defense Electronics

OtherRemoteTeam 501-1,000H1B Sponsor

This description is a summary of our understanding of the job description. Click on 'Apply' button to find out more. Role Description TSC is seeking an Avionics Technician, Unmanned Systems (Remote). This position supports the Airborne Solution and ISR (AISR) Division and the manufacturing of TSC’s Group 5 Unmanned Systems (UAS). While considered a remote position, this position may require up to 75% travel if not located near the onsite facility. - Install and integrate avionics hardware/software on production UAS in accordance with work instructions, drawings, and specifications. - Build and install wiring harnesses, avionics racks, LRUs, antennas, and sensors. - Perform continuity checks, pinouts, insulation resistance testing, and system functional tests. - Execute acceptance and production test procedures and document results. - Troubleshoot and correct production discrepancies and non-conformances. - Ensure all work complies with configuration management, quality, and workmanship standards. - Accurately complete production travelers, build records, and maintenance documentation. - Support first article inspections (FAI), audits, and quality reviews. - Maintain compliance with safety, security, and export control (ITAR/EAR) requirements. - Collaborate with manufacturing engineering, quality, and supply chain teams to improve build efficiency and product quality. Qualifications - Minimum 3 years of avionics maintenance or integration experience (manned or unmanned aircraft). - US Citizenship, Ability to work in classified and controlled environments, including the ability to obtain and maintain a security clearance. - Strong knowledge of avionics systems, electrical theory, and troubleshooting techniques. - Experience interpreting technical orders, wiring diagrams, and engineering drawings. - Hands-on experience with test equipment (multimeters, oscilloscopes, signal generators). - Experience with basic machine shop equipment (saws, drills, brakes, etc.). - U.S. Person status required due to export control regulations. Requirements - Experience working with composite airframes. - Experience supporting DoD or military aviation programs. - Prior military avionics training or FAA A&P certification. - UAS-specific avionics or flight control system experience. - Familiarity with MIL-STD wiring, connectors, and workmanship standards. - Experience with RF systems, datalinks, and secure communications. - Active Secret or higher security clearance. Benefits - Stable work environment. - Competitive salary. - Comprehensive benefit package including ESOP participation. - 401k Plan. - Flexible Work Schedules. - Tuition Reimbursement. - Co-Sponsored Health Plan. - Paid Leave and much more. Applying to TSC Only those candidates invited for an interview will be contacted. Employment at TSC is contingent upon the successful completion of a comprehensive background check, security investigation, and a drug screening. This contractor and subcontractor shall abide by the requirements of 41 CFR 60–1.4(a), 60–300.5(a) and 60–741.5(a). These regulations prohibit discrimination against qualified individuals based on their status as protected veterans or individuals with disabilities, and prohibit discrimination against all individuals based on their race, color, religion, sex, sexual orientation, gender identity, national origin, or for inquiring about, discussing, or disclosing information about compensation. Moreover, these regulations require that covered prime contractors and subcontractors take affirmative action to employ and advance in employment individuals without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability or veteran status. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

United States
Job Closed
Tensordyne logo

Senior ASIC Verification Engineer

Tensordyne

Tensordyne is a system solution company that specializes in the design of industry-leading high-performance, low-power AI inferencing. Our mission is to enable multimodal Generative AI inference acceleration at scale by providing safe, sustainable, high-performance AI-driven solutions for many markets. We are at the leading edge of advancing the latest research and product improvements for AI inference solutions that will make AI even more advantageous for compelling new applications. Well-funded, fast-paced startup company with headquarters in Sunnyvale, CA, and Munich, Germany. Many talented team members working remotely. Prioritize employees' well-being and their families. Value contributions and offer tailored benefits.

OtherRemoteTeam 51-200

This description is a summary of our understanding of the job description. Click on 'Apply' button to find out more. Role Description As a senior member of Tensordyne’s ASIC team, you will be responsible for the pre-silicon correctness and quality of a high-performance and low-power convolutional neural network accelerator ASIC that forms the core of the company’s flagship perception module product for autonomous driving applications. This ASIC’s design closely couples novel computational accelerator units with 3rd-party SoC IP blocks to form an end-to-end vision perception module that achieves record-breaking computational performance at low power. Your responsibilities will be wide-ranging and include: - Ensuring the pre-silicon correctness and quality of a multi-million gate ASIC that integrates computational accelerators and 3rd-party SoC IP blocks. - SoC/Subsystem verification of embedded CPUs such as ARM/RISC-V and interconnect subsystem (including C and assembly diag validation). - Developing the block-level, sub-system and full-chip verification environment and tests to implement test plans. - Working closely with design and architecture teams to understand the functional and performance goals of the design. - Triage and debug functional and performance issues with the design-under-test. - Handling bug tracking and coverage convergence. - Performing diagnostic and post-silicon validation tests in the lab. Qualifications - 5+ years of ASIC verification experience. - Knowledge of ARM/MIPS/RISC-V Architectures, Memory hierarchy, Cache coherency, Virtual memory, Multicore CPU operation. - Familiarity with AMBA/APB/AXI Protocol. - Familiarity with processor peripheral interfaces like SPI, eMMC, *MII, GPIO, I2C. - Excellent Verilog/System Verilog programming skills. - Experience with UVM (or similar). - Deep understanding of object-oriented programming principles, constrained random stimulus, and a coverage-driven verification approach. - Scripting experience (Python, Perl, TCL, shell programming) highly desirable. - Interest to explore AI architectures for convolution, transformer and other kinds of workloads. - Self-starter and highly motivated to work in a dynamic start-up environment. - B.S. degree in Electrical or Computer Engineering (or similar field). Benefits - Comprehensive benefits and competitive compensation. - Flexible spending and Bonusly awards. - Tailored benefits for health and financial security, catering to different life stages. Company Description Tensordyne is a system solution company that specializes in the design of industry-leading high-performance, low-power AI inferencing. Our mission is to enable multimodal Generative AI inference acceleration at scale by providing safe, sustainable, high-performance AI-driven solutions for many markets. We are at the leading edge of advancing the latest research and product improvements for AI inference solutions that will make AI even more advantageous for compelling new applications. - Well-funded, fast-paced startup company with headquarters in Sunnyvale, CA, and Munich, Germany. - Many talented team members working remotely. - Prioritize employees' well-being and their families. - Value contributions and offer tailored benefits.

United States
Job Closed
Handshake logo

Hardware Engineer, AI Trainer

Handshake

Handshake is a San Francisco, California-based company that has created a platform to provide opportunities for talented students seeking to be professionals in a meaningful career

• Use your experience with KiCad to create tool-related questions • Review AI-generated responses for accuracy and relevance to real-world hardware engineering and PCB design workflows • Evaluate AI-generated content based on your hands-on experience

United States
$125 / hour
MetaRPO logo

ASIC Verification Engineer

MetaRPO

Join our team at MetaRPO and embark on a journey of growth and innovation.

OtherRemoteTeam 2-10

This description is a summary of our understanding of the job description. Click on 'Apply' button to find out more. Role Description We are looking for an experienced ASIC Verification Engineer to support the verification of advanced AI-accelerated ASIC designs used in next-generation hardware platforms. This role focuses heavily on ARM-based IP verification and requires strong experience validating complex SoC components in advanced silicon environments. The selected candidate will work closely with a global engineering team responsible for ensuring the reliability and performance of high-efficiency silicon designs used in cutting-edge hardware technologies. Key Responsibilities - Lead and execute verification activities for ARM-based IP blocks within complex ASIC/SoC designs. - Develop and maintain verification environments using System Verilog and UVM methodologies. - Create and execute test plans, test cases, and regression suites to validate design functionality. - Perform coverage analysis, debugging, and verification closure activities. - Participate in design and architecture reviews related to ARM CPU, GPU, and debug components. - Implement and maintain constraint-random and assertion-based verification techniques. - Support gate-level simulation (GLS) and verification across multiple stages of the development lifecycle. - Collaborate with cross-functional teams including design, architecture, and software teams to resolve issues and improve product quality. - Contribute to improving verification processes, methodologies, and best practices across the engineering team. Qualifications - 5+ years of hands-on ASIC/SoC verification experience in semiconductor or hardware design environments. - Strong expertise in System Verilog and UVM verification methodologies. - Solid experience with ARM architecture and related IPs such as Cortex-A processors, Mali GPU, CoreSight, CSS600 or similar components. - Experience with formal verification, assertions, constraint-random verification, and coverage-driven verification. - Familiarity with coverage metrics, coverage analysis, and debugging complex hardware verification issues. - Experience running gate-level simulations and verification performance validation. - Ability to write and maintain C-based test programs for configuring and validating ARM IP blocks. - Strong problem-solving skills and the ability to work independently in a highly technical environment. Preferred Qualifications - Exposure to advanced silicon nodes (5nm or smaller) is a plus. - Experience working in large, distributed engineering teams. - Knowledge of low-power ASIC design verification is advantageous. - French language skills are beneficial but optional. Benefits - Quarterly travel to Paris for approximately 1 week based on project needs. - Must work in EST time zone. - 12 Months Contract. Company Description Join our team at MetaRPO and embark on a journey of growth and innovation.

United States
Job Closed